

Mercury+ XU6 SoC Module

User Manual

Purpose

The purpose of this document is to present the characteristics of Mercury+ XU6 SoC module to the user, and to provide the user with a comprehensive guide to understanding and using the Mercury+ XU6 SoC module.

Summary

This document first gives an overview of the Mercury+ XU6 SoC module followed by a detailed description of its features and configuration options. In addition, references to other useful documents are included.

Product Information	Code	Name
Product	ME-XU6	Mercury+ XU6 SoC Module

Document Information	Reference	Version	Date
Reference / Version / Date	D-0000-464-001	02	21.07.2021

Approval Information	Name	Position	Date
Written by	RLOC	Design Engineer	23.11.2020
Verified by	DIUN, ARUD	Design Expert	04.02.2021
Approved by	DIUN	Manager, BU SP	21.07.2021

Copyright Reminder

Copyright 2021 by Enclustra GmbH, Switzerland. All rights are reserved.

Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior written permission of Enclustra GmbH, Switzerland.

Although Enclustra GmbH believes that the information included in this publication is correct as of the date of publication, Enclustra GmbH reserves the right to make changes at any time without notice.

All information in this document is strictly confidential and may only be published by Enclustra GmbH, Switzerland.

All referenced trademarks are the property of their respective owners.

Document History

Version	Date	Author	Comment
02	21.07.2021	RLOC	Minor corrections battery converter and VMON voltages, added weight and product pictures.
01	17.02.2021	RLOC	Version 01, preliminary

Table of Contents

1	Overview	6
1.1	General	-
1.1.1	Introduction	
1.1.2	Warranty	
1.1.3	RoHS	
1.1.4	Disposal and WEEE	
1.1.5	Safety Recommendations and Warnings	
1.1.5		7
1.1.0	Electrostatic Discharge	7
	Electromagnetic Compatibility	
1.2	Features	
1.3	Deliverables	
1.4	Accessories	
1.4.1	Reference Design	
1.4.2	Enclustra Build Environment	8
1.4.3	Enclustra Heat Sink	
1.4.4	Mercury + PE1 Base Board	
1.4.5	Mercury + ST1 Base Board	
1.5	Xilinx Tool Support	10
2		11
2.1	Block Diagram	
2.2	Module Configuration and Product Models	
2.3	EN-Numbers and Part Names	
2.4	Top and Bottom Views	
2.4.1	Top View	
2.4.2	Bottom View	15
2.5	Top and Bottom Assembly Drawings	16
2.5.1	Top Assembly Drawing	16
2.5.2	Bottom Assembly Drawing	
2.6	Module Footprint	
2.7	Mechanical Data	
2.8	Module Connector	
2.9	User I/O	
2.9.1	Pinout	
2.9.2	I/O Pin Exceptions	
2.9.3	Differential I/Os	
2.9.4	I/O Banks	
2.9.5	VCC_IO Usage	
2.9.6	Signal Terminations	
2.9.7	Multiplexed I/O (MIO) Pins	
2.9.8	Analog Inputs	
2.3.0	Multi-Gigabit Transceiver (MGT)	
2.10		
	Power	
2.11.1	Power Generation Overview	
2.11.2	Power Enable/Power Good	
2.11.3	Voltage Supply Inputs	
2.11.4	Voltage Supply Outputs	
2.11.5	Power Consumption	
2.11.6	Heat Dissipation	
2.11.7	Voltage Monitoring	
2.12	Clock Generation	
2.13	Reset	
2.14	LEDs	34
2.15	DDR4 SDRAM (PS)	34

2.15.1	DDR4 SDRAM Type	35
2.15.2	Signal Description	35
2.15.3	Termination	
2.15.4	Parameters	
2.16	QSPI Flash	
2.16.1	QSPI Flash Type	
2.16.2	Signal Description	
2.16.3		
	Configuration	
2.16.4	QSPI Flash Corruption Risk	
2.17	eMMC Flash	
2.17.1	eMMC Flash Type	
2.17.2	Signal Description	
2.18	SD Card	
2.19	Gigabit Ethernet (PS)	38
2.19.1	Ethernet PHY Type	38
2.19.2	Signal Description	39
2.19.3	External Connectivity	
2.19.4	MDIO Address	
2.19.5	PHY Configuration	
2.19.6	RGMII Delays Configuration	
2.20	USB 2.0	
2.20.1	USB PHY Type	
2.20.1	Signal Description	
2.20.2		
	USB 3.0	
2.22	Display Port	
2.23	Real-Time Clock (RTC)	
2.24	Secure EEPROM	
2.24.1	EEPROM Type	42
3	Device Configuration	43
3 3.1	Device Configuration Configuration Signals	43
3 3.1 3.2	Device Configuration Configuration Signals	43 43 44
3 3.1 3.2 3.3	Device Configuration Configuration Signals	43 43 44 45
3 3.1 3.2 3.3 3.4	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode	43 44 45 45
3 3.1 3.2 3.3 3.4 3.5	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG	43 43 44 45 45
3 3.1 3.2 3.3 3.4	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode	43 43 44 45 45
3 3.1 3.2 3.3 3.4 3.5	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG	43 43 44 45 45 45 46
3.1 3.2 3.3 3.4 3.5 3.5.1	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector	43 44 45 45 45 46
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode	43 43 44 45 45 46 46 46
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode	43 44 45 45 45 46 46 46 47
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode	43 44 45 45 46 46 46 47 47
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode	43 44 45 45 46 46 47 47
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming	43 43 44 45 45 46 46 47 47 47 47
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG	43 43 44 45 45 45 46 46 46 47 47 47 47 47
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master	43 43 44 45 45 46 46 47 47 47 47 47 47 48
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG	43 43 44 45 45 46 46 47 47 47 47 47 47 48
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool	43 43 44 45 45 46 46 47 47 47 47 48 48
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool	43 43 44 45 45 45 46 46 47 47 47 47 47 48 48
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview	43 44 45 45 45 46 46 47 47 47 47 47 48 48 49
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview Signal Description	43 44 45 45 46 46 46 47 47 47 47 48 48 49 49
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12 4 4.1 4.2 4.3	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview Signal Description I2C Address Map	43 44 45 45 46 46 47 47 47 47 47 48 48 49 49
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12 4.1 4.2 4.3 4.4	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode SD Card Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview Signal Description I2C Address Map Secure EEPROM	43 43 44 45 45 45 46 46 47 47 47 47 47 48 48 49 49 49 50
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12 4 4.1 4.2 4.3	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview Signal Description I2C Address Map	43 43 44 45 45 45 46 46 47 47 47 47 47 48 48 49 49 49 50
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12 4.1 4.2 4.3 4.4 4.4.1	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview Signal Description I2C Address Map Secure EEPROM Memory Map	43 43 44 45 45 46 46 47 47 47 47 47 47 48 49 49 49 50 50
3.3.3.3.3.3.4.3.5.3.5.1.3.5.2.3.5.3.3.6.3.7.3.8.3.9.3.10.3.11.3.12.4.4.4.4.4.5.4.3.4.4.4.4.1.5.5	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview Signal Description I2C Address Map Secure EEPROM Memory Map Operating Conditions	43 43 44 45 45 46 46 47 47 47 47 47 47 48 48 49 49 49 50 50 50 50 50 50 50 50 50 50 50 50 50
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.6 3.7 3.8 3.9 3.10 3.11 3.12 4.1 4.2 4.3 4.4 4.4.1	Device Configuration Configuration Signals Pull-Up During Configuration Power-on Reset Delay Override Boot Mode JTAG JTAG JTAG on Module Connector External Connectivity JTAG Boot Mode eMMC Boot Mode eMMC Boot Mode QSPI Boot Mode SD Card Boot Mode eMMC Flash Programming QSPI Flash Programming via JTAG QSPI Flash Programming from an External SPI Master Enclustra Module Configuration Tool I2C Communication Overview Signal Description I2C Address Map Secure EEPROM Memory Map	43 43 44 45 45 46 46 47 47 47 47 47 47 47 47 48 49 49 49 50 50 50 50 50 50 50 50 50 50 50 50 50

6	Ordering and Support	55
6.1	Ordering	55
6.2	Support	55

1 Overview

1.1 General

1.1.1 Introduction

The Mercury+ XU6 SoC module combines the Xilinx Zynq® UltraScale+ MPSoC (Multiprocessor Systemon-Chip) device with USB 3.0, PCle® Gen3 ×4, PCle® Gen2 ×4, two USB 2.0 PHYs, one Gigabit Ethernet PHY, DDR4 SDRAM with Error Correction Code (ECC), eMMC flash, multi-gigabit transceivers, high-speed LVDS I/O, and is available in industrial temperature range, forming a complete and powerful embedded processing system.

The use of the Mercury+ XU6 SoC module, in contrast to building a custom MPSoC hardware, significantly reduces development effort and redesign risk and improves time-to-market for the embedded system.

Together with Mercury+ base boards, the Mercury+ XU6 SoC module allows the user to quickly build a system prototype and start with application development.

The Enclustra Build Environment [14] is available for the Mercury+ XU6 SoC module. This build system allows the user to quickly set up and run Linux on any Enclustra SoC module. It allows the user to choose the desired target and download all the required binaries, such as bitstream and FSBL (First Stage Boot Loader). It downloads and compiles all required software, such as U-Boot, Linux, and BusyBox based root file system.

1.1.2 Warranty

Please refer to the General Business Conditions, available on the Enclustra website [1].

Warning!

Please note that the warranty of an Enclustra module is voided if the FPGA fuses are blown. This operation is done at own risk, as it is irreversible. Enclustra cannot test the module in case of a warranty product return.

1.1.3 RoHS

The Mercury+ XU6 SoC module is designed and produced according to the Restriction of Hazardous Substances (RoHS) Directive (2011/65/EC).

1.1.4 Disposal and WEEE

The Mercury+ XU6 SoC module must be properly disposed of at the end of its life.

The Waste Electrical and Electronic Equipment (WEEE) Directive (2002/96/EC) is not applicable for the Mercury+ XU6 SoC module.

1.1.5 Safety Recommendations and Warnings

Mercury+ modules are not designed to be "ready for operation" for the end-user. These can only be used in combination with suitable base boards. Proper configuration of the hardware before usage is required.

Ensure that the power supply is disconnected from the board before inserting or removing the Mercury+ XU6 SoC module, connecting interfaces, or connecting jumpers.

Touching the capacitors of the DC-DC converters can lead to voltage peaks and permanent damage; over-voltage on power or signal lines can also cause permanent damage to the module.

Warning!

It is possible to mount the Mercury + XU6 SoC module the wrong way round on the base board - always check that the mounting holes on the base board are aligned with the mounting holes of the Mercury + XU6 SoC module.

The base board and module may be damaged if the module is mounted the wrong way round and powered up.

1.1.6 Electrostatic Discharge

Electronic boards are sensitive to electrostatic discharge (ESD). Please ensure that the product is handled with care and only in an ESD-protected environment.

1.1.7 Electromagnetic Compatibility

The Mercury+ XU6 SoC module is a Class A product (as defined in IEC 61000-3-2 standard) and is not intended for use in domestic environments. The product may cause electromagnetic interference, for which appropriate measures must be taken.

1.2 Features

- Xilinx Zynq® UltraScale+™ MPSoC
 - XCZU2CG/XCZU2EG/XCZU3EG/XCZU4CG/XCZU4EV/XCZU5EV device
 - SFVC784 package
 - Dual-/Quad-core ARM® Cortex™-A53 MPCore™ up to 1.333 GHz
 - Dual-core ARM® Cortex[™]-R5 MPCore[™] up to 533 MHz
 - Mali-400 MP2 GPU (not for CG variants)
 - H.264 / H.265 Video Codec (only for EV variants)
 - Xilinx 16nm FinFET+ FPGA fabric
- ZU2CG/ZU2EG/ZU3EG: 274 user I/Os
 - 14 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
 - 240 FPGA I/Os (single-ended, differential or analog)
 - 148 HP I/Os
 - 144 I/Os up to 1.8V
 - 4 I/Os up to 3.3V (routed via level shifters)
 - 92 HD I/Os (up to 3.3 V)
 - 20 GTR MGT signals (clock and data)
- ZU4CG/ZU4EV/ZU5EV: 294 user I/Os
 - 14 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
 - 240 FPGA I/Os (single-ended, differential or analog)
 - 148 HP I/Os
 - 144 I/Os up to 1.8V
 - 4 I/Os up to 3.3V (routed via level shifters)
 - 92 HD I/Os (up to 3.3 V)
 - 40 MGT signals (clock and data)
 - 20 GTH MGT signals
 - 20 GTR MGT signals

- ZU4CG/ZU4EV/ZU5EV devices: 4 GTH MGTs @ 12.5 Gbit/sec and 2 reference input clock differential pairs
- ZU4CG/ZU4EV/ZU5EV devices: PCle Gen3 ×4 (Xilinx built-in PCle integrated block using GTH lines)
- 4 GTR MGTs @ 6 Gbit/sec and 2 reference input clock differential pairs
- PCIe Gen2 ×4 (Xilinx built-in PCIe hard block using GTR lines)
- Up to 8 GB DDR4 SDRAM with ECC on PS side
- 64 MB quad SPI flash
- 16 GB eMMC flash
- 1 × Gigabit Ethernet PHYs
- 2 × USB 2.0 PHYs (host and host/device) or 1 × USB 2.0 OTG PHY
- USB 3.0 (Xilinx built-in USB 3.0 hard block using GTR lines)
- Real-time clock
- CAN, UART, SPI, I2C, SDIO/MMC
- Small form factor (65 × 54 mm)
- 5 to 15 V supply voltage

1.3 Deliverables

- Mercury+ XU6 SoC module
- Mercury+ XU6 SoC module documentation, available via download:
 - Mercury+ XU6 SoC Module User Manual (this document)
 - Mercury+ XU6 SoC Module Reference Design [2]
 - Mercury+ XU6 SoC Module IO Net Length Excel Sheet [3]
 - Mercury+ XU6 SoC Module FPGA Pinout Excel Sheet [4]
 - Mercury+ XU6 SoC Module User Schematics (PDF) [5]
 - Mercury+ XU6 SoC Module Known Issues and Changes [6]
 - Mercury+ XU6 SoC Module Footprint (Altium, Eagle, Orcad and PADS) [7]
 - Mercury+ XU6 SoC Module 3D Model (PDF) [8]
 - Mercury+ XU6 SoC Module STEP 3D Model [9]
 - Mercury Mars Module Pin Connection Guidelines [10]
 - Mercury Master Pinout [11]
 - Mercury Heatsink Application Note [17]
 - Enclustra Build Environment [14] (Linux build environment; refer to Section 1.4.2 for details)
 - Enclustra Build Environment How-To Guide [15]

1.4 Accessories

1.4.1 Reference Design

The Mercury+ XU6 SoC module reference design features an example configuration for the Zynq Ultra-scale+ MPSoC device, together with an example top level HDL file for the user logic.

A number of software applications are available for the reference design, that show how to initialize the peripheral controllers and how to access the external devices. Pre-compiled binaries are included in the archive, so that the user can easily check that the hardware is functional.

The reference design can be downloaded from Github: https://github.com/enclustra.

1.4.2 Enclustra Build Environment

The Enclustra Build Environment (EBE) [14] enables the user to quickly set up and run Linux on any Enclustra SoC module or system board. It allows the user to choose the desired target, and download all the required binaries, such as bitstream and FSBL. It downloads and compiles all required software, such as U-Boot, Linux, and BusyBox based root file system.

The Enclustra Build Environment features a graphical user interface (GUI) and a command line interface (CLI) that facilitates the automatic build flow.

The Enclustra Build Environment How-To Guide [15] describes in more detail how to use the EBE to customize the provided software for the user application. The document provides information on the configuration options for U-boot, Linux kernel and Buildroot, debugging possibilities for Linux applications, customization of device trees and integration of existing or new kernel drivers.

1.4.3 Enclustra Heat Sink

For Mercury modules an Enclustra heat sink is available for purchase along with the product. Please refer to section 2.11.6 for further information on the available cooling options.

1.4.4 Mercury+ PE1 Base Board

- 168-pin Hirose FX10 module connectors (PE1-200: 2 connectors; PE1-300/400: 3 connectors)
- System controller
- Power control
- System monitor (PE1-300/400)
- Current sense (PE1-300/400)
- Low-jitter clock generator (PE1-300/400)
- microSD card holder
- User EEPROM
- eMMC managed NAND flash (PE1-300/400)
- PCle ×4 interface
- USB 3.0 device connector
- USB 2.0 host connector (PE1-200: 1 connector; PE1-300/400: 4 connectors)
- Micro USB 2.0 device (UART, SPI, I2C, JTAG) connector
- \bullet 2 \times RJ45 Gigabit Ethernet connectors
- mPCle/mSATA card holder (USB only) (PE1-300/400)
- SIM card holder (optional, PE1-300/400 only)
- SMA clock and data in/out (optional, PE1-300/400 only)
- 1 × FMC LPC connector (PE1-200)
- 1 × FMC HPC connector (PE1-300)
- 2 × FMC LPC connector (PE1-400)
- 2 × 40-pin Anios pin header
- 3×12 -pin IO headers
- 5 to 15 V DC supply voltage
- USB bus power (with restrictions)

Please note that the available features depend on the equipped Mercury module type and on the selected base board variant.

1.4.5 Mercury + ST1 Base Board

- 168-pin Hirose FX10 module connectors (3 connectors)
- 2 × MIPI D-PHY connectors: CSI and CSI/DSI (requires FPGA support)
- Mini DisplayPort connector (requires FPGA support)
- HDMI connector (requires FPGA support)
- SFP+ connector
- Low-jitter clock generator
- USB 3.0 device connector
- USB 3.0 host connector
- FTDI USB 2.0 device controller with micro USB device connector (UART, SPI, I2C, JTAG)
- 2 × RJ45 Gigabit Ethernet connectors
- 1 × FMC HPC connector (note: not all pins are available)
- 2 × 40-pin Anios pin header

- 3×12 -pin IO headers
- microSD card holder
- 5 to 15 V DC supply voltage Form factor: $100 \times 120 \text{ mm}$


Please note that the available features depend on the equipped Mercury module type.

1.5 **Xilinx Tool Support**

The MPSoC devices equipped on the Mercury+ XU6 SoC module are supported by the Vivado HL WebPACK Edition software, which is available free of charge. Please contact Xilinx for further information.

2 Module Description

2.1 Block Diagram



1: MGTs and PCIe support only for FPGA devices larger then ZU3

Figure 1: Hardware Block Diagram

The main component of the Mercury+ XU6 SoC module is the Xilinx Zynq Ultrascale+ MPSoC device. Most of its I/O pins are connected to the Mercury+ module connector, making up to 254 regular user I/Os available to the user. Further, up to 8 MGT pairs are available on the module connector, making possible the implementation of several high-speed protocols such as PCle Gen3/Gen2 ×4 and USB 3.0 (simultaneous usage of all the interfaces is limited to the available hardware resources i.e. number of transceivers and lane mapping).

The MPSoC device can boot from the on-board QSPI flash, from the eMMC flash or from an external SD card. For development purposes, a JTAG interface is connected to Mercury module connector.

The available standard configurations include a 16 GB eMMC flash, a 64 MB quad SPI flash, up to 8 GB DDR4 SDRAM with ECC connected to the Processing System (PS).

The module is equipped with a Gigabit Ethernet PHY and two USB 2.0 PHYs, making it ideal for communication applications.

A real-time clock is available on the Xilinx Zyng Ultrascale+ MPSoC device.

On-board clock generation is based on a 33.33 MHz crystal oscillator. In addition, two oscillators delivering 100 MHz and 27 MHz reference clocks for the MGT GTR lines, are equipped on the module.

The module's internal supply voltages are generated from a single input supply of 5 - 15 V DC. Some of these voltages are available on the Mercury module connectors to supply circuits on the base board.

Six LEDs are connected to the MPSoC pins for status signaling.

2.2 Module Configuration and Product Models

Table 1 describes the available standard module configurations. Custom configurations are available; please contact Enclustra for further information.

Product Model	MPSoC	DDR4 (PS)	DDR4 (PS)	Temperature
		SDRAM	ECC	Range
ME-XU6-2CG-1E-D10H ¹	XCZU2CG-1SFVC784E	1 GB	×	0 to +85° C
ME-XU6-2EG-1I-D13E	XCZU2EG-1SFVC784I	8 GB	1	-40 to +85° C
ME-XU6-3EG-2I-D11	XCZU3EG-2SFVC784I	2 GB	×	-40 to +85° C
ME-XU6-4CG-1E-D12	XCZU4CG-1SFVC784E	4 GB	×	0 to +85° C
ME-XU6-4EV-1I-D12	XCZU4EV-1SFVC784I	4 GB	Х	-40 to +85° C
ME-XU6-5EV-2I-D12E	XCZU5EV-2SFVC784I	4 GB	✓	-40 to +85° C

Table 1: Standard Module Configurations

The product model indicates the module type and main features. Figure 2 describes the fields within the product model.

¹This variant supports only half of the DDR4 bandwidth on the PS side (32-bit interface instead of 64-bit). Refer to Section 2.15 for details.




Figure 2: Product Model Fields

Please note that for the first revision modules or early access modules, the product model may not respect entirely this naming convention. Please contact Enclustra for details on this aspect.

2.3 EN-Numbers and Part Names

Every module is uniquely labeled, showing the EN-number and serial number. An example is presented in Figure 3.




Figure 3: Module Label

The correspondence between EN-number and part name is shown in Table 2. The part name represents the product model, followed by the revision; the R suffix and number represent the revision number.

The revision changes and product known issues are described in the Mercury+ XU6 SoC Module Known Issues and Changes document [6].

EN-Number	Part Name
EN102956	ME-XU6-2CG-1E-D10H-R1.0
EN102958	ME-XU6-2EG-1I-D13E-R1.0
EN102955	ME-XU6-3EG-2I-D11-R1.0
EN102957	ME-XU6-4CG-1E-D12-R1.0
EN102959	ME-XU6-4EV-1I-D12-R1.0
EN102954	ME-XU6-5EV-2I-D12E-R1.0

Table 2: EN-Numbers and Part Names

2.4 Top and Bottom Views

2.4.1 Top View



Figure 4: Module Top View

2.4.2 Bottom View




Figure 5: Module Bottom View

Please note that depending on the hardware revision and configuration, the module may look slightly different than shown in this document.

2.5 Top and Bottom Assembly Drawings

2.5.1 Top Assembly Drawing




Figure 6: Module Top Assembly Drawing

2.5.2 Bottom Assembly Drawing




Figure 7: Module Top Assembly Drawing


Please note that depending on the hardware revision and configuration, the module may look slightly different than shown in this document.

2.6 Module Footprint

Figure 8 shows the dimensions of the module footprint on the base board.

Enclustra offers Mercury and Mercury+ modules of various geometries having widths of 56, 64, 65, 72 or 74 mm and having different topologies for the mounting holes. If different module types shall be fixed on the base board by screws, additional mounting holes may be required to accommodate different modules. The footprints of the module connectors for the base board design are available for different PCB design tools (Altium, PADS, Eagle, Orcad) [7] and include the required information on the module sizes and holes.

The maximum component height under the module is dependent on the connector type - refer to Section 2.8 for detailed connector information.



*1) drill R1.600mm pad top R3.000mm pad bottom R3.200mm

Figure 8: Module Footprint - Top View

Warning!

It is possible to mount the Mercury + XU6 SoC module the wrong way round on the base board - always check that the mounting holes on the base board are aligned with the mounting holes of the Mercury + XU6 SoC module.

2.7 Mechanical Data

Table 3 describes the mechanical characteristics of the Mercury+ XU6 SoC module. A 3D model (PDF) and a STEP 3D model are available [8], [9].

Symbol	Value
Size	65 × 54 mm
Component height top	3.32 mm
Component height bottom	1.35 mm
Weight	28 g

Table 3: Mechanical Data

2.8 Module Connector

Three Hirose FX10 168-pin 0.5 mm pitch headers with a total of 504 pins have to be integrated on the base board. Up to four M3 screws may be used to mechanically fasten the module to the base board. Do not use excessive force to tighten the screws, as this could damage the module.

The pinout of the module connector is found in the Mercury Master Pinout Excel Sheet [11]. The connector is available in different packaging options and different stacking heights. Some examples are presented in Table 4. Please refer to the connector datasheet for more information.

Reference	Туре	Description
Mercury module connector	FX10A-168S-SV	Hirose FX10, 168-pin, 0.5 mm pitch
Base board connector	FX10A-168P-SV(71)	Hirose FX10, 168-pin, 0.5 mm pitch, 4 mm stacking height
Base board connector	FX10A-168P-SV1(71)	Hirose FX10, 168-pin, 0.5 mm pitch, 5 mm stacking height

Table 4: Module Connector Types

Figure 9 indicates the pin numbering for the Mercury module connectors from the top view of the base board. The connector pins are numbered as follows:

- Connector A: from J800-1 to J800-168
- Connector B: from J801-1 to J801-168
- Connector C: from J900-1 to J900-168




Figure 9: Pin Numbering for the Module Connector

Warning!

Do not use excessive force to latch a Mercury module into the Mercury connectors on the base board, as this could damage the module and the base board; always make sure that the module is correctly oriented before mounting it into the base board.

2.9 User I/O

2.9.1 Pinout

Information on the Mercury+ XU6 SoC module pinout can be found in the Enclustra Mercury Master Pinout [11], and in the additional document Enclustra Module Pin Connection Guidelines [10].

Warning!

Please note that the pin types on the schematics symbol of the module connector and in the Master Pinout document are for reference only. On the Mercury+ XU6 SoC module it may be possible that the connected pins do not have the targeted functions (such as primary clocks, differential pins, MGT signals, etc).

The naming convention for the user I/Os located in HP banks is: IO_B<BANK>_L<PAIR><_SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>.

For example, IO_B66_L4_AD7_G3_P is located on pin G3 of I/O bank 66, pair 4, it is a System Monitor differential auxiliary analog input capable pin and it has positive polarity, when used in a differential pair.

The HD banks are numbered differently depending on the MPSoC device equipped on the module:

- Bank E represents:
 - I/O bank 25 for ZU2/ZU3 devices
 - I/O bank 45 for ZU4/ZU5 devices
- Bank F represents:
 - I/O bank 26 for ZU2/ZU3 devices
 - I/O bank 46 for ZU4/ZU5 devices
- Bank N represents:
 - I/O bank 24 for ZU2/ZU3 devices
 - I/O bank 44 for ZU4/ZU5 devices
- Bank O represents:
 - I/O bank 44 for ZU2/ZU3 devices
 - I/O bank 43 for ZU4/ZU5 devices

The naming convention for the user I/Os located in HD banks is: IO_B<BANK_LETTER>_L<PAIR><_SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>

For example, IO_BO_L6_HDGC_AD6_AD12_N is located on pin AD12 of I/O bank O, pair 6, it is a System Monitor differential auxiliary analog input capable pin and also a clock capable pin and it has negative polarity, when used in a differential pair.

The global clock capable pins are marked with "GC" (HP I/O banks) or with "HDGC" (HD I/O banks) in the signal name. For details on their function and usage, please refer to the Xilinx documentation.

Table 5 includes information related to the total number of I/Os available in each I/O bank and possible limitations.

Signal Name	Sign.	Pairs	Differential	Single- ended	I/O Bank
IO_B64_<>	52	24	In/Out 4 signals are routed via level shifters (Refer to Section 2.9.2 for details)	In/Out	64 (HP) ²
IO_B65_<>	48	24	In/Out	In/Out	65 (HP) ³
IO_B66_<>	48	24	In/Out	In/Out	66 (HP) ³
IO_BE_<>	24	12	In/Out (no LVDS/LVPECL outputs supported; internal differential termination not supported) Refer to Section 2.9.3 for details.	In/Out	25 (HD) ³ for ZU2/ZU3 45 (HD) ³ for ZU4/ZU5
IO_BF_<>	20	10	In/Out (no LVDS/LVPECL outputs supported; internal differential termination not supported) Refer to Section 2.9.3 for details.	In/Out	26 (HD) ³ for ZU2/ZU3 46 (HD) ³ for ZU4/ZU5
IO_BN_<>	24	12	In/Out (no LVDS/LVPECL outputs supported; internal differential termination not supported) Refer to Section 2.9.3 for details.	In/Out	24 (HD) ³ for ZU2/ZU3 44 (HD) ³ for ZU4/ZU5
IO_BO_<>	24	12	In/Out (no LVDS/LVPECL outputs supported; internal differential termination not supported) Refer to Section 2.9.3 for details.	In/Out	44 (HD) ³ for ZU2/ZU3 43 (HD) ³ for ZU4/ZU5
Total	240	118	-	-	-

Table 5: User I/Os

The multi-gigabit transceiver (MGT) are described in section 2.10.

2.9.2 I/O Pin Exceptions

The I/O pin exceptions are pins with special functions or restrictions (for example, when used in combination with certain Mercury boards they may have a specific role).

³HD = high density pins, HP = high performance pins; Refer to the Zynq UltraScale+ MPSoC Overview [22] for details.

PCIe Reset Signal (PERST#)

Table 6 lists the I/O pin exceptions on the Mercury+ XU6 SoC module related to the PCle reset connection.

I/O Name	Module Connector Pin	Description
PS_MIO42_PERST#	A-104	When the pin has a low value, its value is routed via a 1 k Ω resistors to ETH_TXD3_PERST# pin (MIO30) and via a 47 k Ω resistor to IO_B65_L24_PERSTN_H8_N (module pin B-126) for PCle PERST# connection implementation

Table 6: I/O Pin Exceptions - PERST#

When the Mercury+ XU6 SoC module is used in combination with a Mercury+ PE1 base board as a PCIe device, the PERST# signal coming from the PCIe edge connector on the module connector pin A-104 (PS_MIO42_PERST#) is driven further to IO_B65_L24_PERSTN_H8_N and to ETH_TXD3_PERST# (MIO30) when its value is low.

When a PCIe block on the PL side is used, the PERST# signal is connected to the FPGA pin IO_B65_L24_PER-STN_H8_N via a 47 k Ω resistor. In situations in which a custom board is used or PCIe functionality on the PL side is not required, this FPGA pin can be used in the same manner as a regular I/O pin.

When a PCIe block on the PS side is used, the PERST# signal is routed via a $1\,\mathrm{k}\Omega$ resistor to MIO30. This is the default MIO pin used for the reset signal of the PCIe PS built-in block, therefore it was chosen for the reset implementation. The Ethernet controller is disabled when the PCIe hard block is used; note that any other valid position for PERST# would have resulted in having the Ethernet controller disabled.

Using a PCIe block in the PL simultaneously with Gigabit Ethernet interface on the PS side is possible. Simultaneous usage of two PCIe endpoints on the PL and PS sides is not supported and was not tested on Enclustra side.

In situations in which PCIe functionality is not required, PS_MIO42_PERST# pin can be used in the same manner as a regular MIO pin.

For root complex applications the PERST# signal can be placed on any unused MIO pin (the restriction on MIO30/42 does not apply in this case).

I/O Pins with Level Shifter

There are four signals on the Mercury+ XU6 SoC module that are routed from the FPGA banks to the module connector via level shifters - these are presented in Table 7.

I/O Name	Module Connector Pin	Description
IO_B64_AB5_LS	A-88	
IO_B64_AE4_LS	A-90	These pins have a level shifter from VCC_B64
IO_B64_AD6_LS	A-92	to VCC_CFG_MIO
IO_B64_AH6_LS	A-94	

Table 7: I/O Pin Exceptions - Level Shifters

The level shifters used for the I/O pins mentioned in Table 7 are NXP NTB0104 and the maximum achievable data rate on these pins is 30 Mbit/sec. Please note that the level shifter requires the VCC_IO_B64 to be more

or equal to 1.2 V; refer to the level shifter datasheet for details. For VCC_IO_B64 voltages below 1.2 V, the level shifted signals are not operational.

2.9.3 Differential I/Os

When using differential pairs, a differential impedance of 100 Ω must be matched on the base board, and the two nets of a differential pair must have the same length.

The information regarding the length of the signal lines from the MPSoC device to the module connector is available in Mercury+ XU6 SoC Module IO Net Length Excel Sheet [3]. This enables the user to match the total length of the differential pairs on the base board if required by the application.

Warning!

Please note that the trace length of various signals may change between revisions of the Mercury+ XU6 SoC module. Please use the information provided in the Mercury+ XU6 SoC Module IO Net Length Excel Sheet [3] to check which signals are affected. The differential signals will still be routed differentially in subsequent product revisions.

The I/Os in the HD banks (E, F, N, O) can be used only as differential inputs when LVDS/LVPECL standards are used; LVDS/LVPECL outputs are not supported.

Internal differential termination is not supported for the HD pins; differential input pairs on the module connector may be terminated by external termination resistors on the base board (close to the module pins).

2.9.4 I/O Banks

Table 8 describes the main attributes of the Programmable Logic (PL) and Processing System (PS) I/O banks, and indicates which peripherals are connected to each I/O bank. All I/O pins within a particular I/O bank must use the same I/O (VCC_IO) and reference (VREF) voltages.

Bank	Connectivity	VCC_IO	VREF
MGT Bank 224 (available only on ZU4/ZU5 devices)	Module connector	0.9 V	-
Bank 64	Module connector	User selectable	User selectable
Dalik 04	Woddle Connector	VCC_IO_B64	0.5 × VCC_IO_B64
Bank 65	Module connector	User selectable	User selectable
Dark 05	LEDs	VCC_IO_B65	0.5 × VCC_IO_B65
Bank 66	Module connector	User selectable	User selectable
Dark 00	I2C, LEDs	VCC_IO_B66	0.5 × VCC_IO_B66
Bank E	Module connector	User selectable	_
25 (ZU2/ZU3) or 45 (ZU4/ZU5)	inodule connector	VCC_IO_BE_BF	

Continued on next page...

Bank	Connectivity	VCC_IO	VREF
Bank F	Module connector	User selectable	_
26 (ZU2/ZU3) or 46 (ZU4/ZU5)	Woddle Connector	VCC_IO_BE_BF	
Bank N	Module connector	User selectable	
24 (ZU2/ZU3) or 44 (ZU4/ZU5)	Woddle Connector	VCC_IO_BN	
Bank O	Module connector	User selectable	
44 (ZU2/ZU3) or 43 (ZU4/ZU5)	Woddle Connector	VCC_IO_BO	
PS Bank 503	FPGA PS Configuration	User selectable	_
13 Dalik 303	Tr GATS Comiguration	VCC_CFG_MIO	
PS DDR Bank 504	DDR4 SDRAM	1.2 V	-
PS Bank 500	eMMC and QSPI flash devices,		_
F3 Dalik 300	I2C, LEDs	1.0 V	
PS Bank 501	Gigabit Ethernet PHY,	User selectable	_
F3 Dalik 301	Module connector	VCC_CFG_MIO	
PS Bank 502	USB PHY 0, USB PHY 1	1.8 V	-
PS GTR Bank 505	Module connector	VCC PSINT	_
1 3 GTN DAIN 303	GTR oscillators	=	

Table 8: I/O Banks

2.9.5 VCC_IO Usage

The VCC_IO voltages for the I/O banks located on the module connector are configurable by applying the required voltage to the VCC_IO_B[x], respectively VCC_CFG_[x] pins. All VCC_IO_B[x] or VCC_CFG_[x] pins of the same bank must be connected to the same voltage. Details on connectivity in I/O banks having generic names (for example O or N) are presented in Section 2.9.4.

For compatibility with other Enclustra Mercury modules, it is recommended to use a single I/O voltage per module connector.

Signal Name	MPSoC Pins	Supported	Connector	Connector	Connector
		Voltages	A Pins	B Pins	C Pins
VCC_CFG_MIO	VCCO_PSIO1_501, VCCO_PSIO3_503, VCCO_BE ⁴	1.8 V - 3.3 V ±5%	74, 77	-	-
VCC_IO_BE_BF	VCCO_BE ⁴ , VCCO_BF ⁴	1.2 V - 3.3 V ±5% ⁵	-	-	76
VCC_IO_BO	VCCO_BO ⁴	1.2 V - 3.3 V ±5% ⁵	41	-	-
VCC_IO_BN	VCCO_BN ⁴ , VCCO_BF ⁴	1.2 V - 3.3 V ±5% ⁵	38	-	-
VCC_IO_B64	VCCO_66	1.0 V - 1.8 V ⁶ ±5%	-	-	116, 158
VCC_IO_B65	VCCO_65	1.0 V - 1.8 V ±5%	-	64, 88, 140	-
VCC_IO_B66	VCCO_66	1.0 V - 1.8 V ±5%	-	67, 95, 143	-

Table 9: VCC_IO Pins

Note that the I/Os on connector C from banks 65 and 66 are referenced to VCC_IO_B65 and VCC_IO_B66, which are located on module connector B.

Warning!

Use only VCC_IO voltages compliant with the equipped MPSoC device; any other voltages may damage the equipped MPSoC device, as well as other devices on the Mercury+ XU6 SoC module.

Do not leave a VCC_IO pin floating, as this may damage the equipped MPSoC device, as well as other devices on the Mercury+ XU6 SoC module.

Warning!

Do not power the VCC_IO pins when PWR_GOOD and PWR_EN signals are not active. If the module is not powered, you need to make sure that the VCC_IO voltages are disabled (for example, by using a switch on the base board, which uses PWR_GOOD as enable signal). Figure 10 illustrates the VCC_IO power requirements.

⁴For HD I/O banks generic supply names are used - refer to Section 2.9.4 for details on I/O banks connectivity and supplies.

⁵For voltages of 3.3 V for VCC_IO_BE_BF, VCC_IO_BO and VCC_IO_BN the tolerance range is -5% to +3%.

⁶If the level shifted signals described in Table 7 are used, a minimum voltage of 1.2 V is required for VCC_IO_B64.




Figure 10: Power-Up Sequence - VCC_IO in Relation with PWR_GOOD and PWR_EN Signals

2.9.6 Signal Terminations

Differential Inputs

Internal differential termination is not supported for the HD pins (banks 24, 25, 26, 44 on ZU2/ZU3 devices, and banks 43, 44, 45, 46 on ZU4/ZU5 devices). Differential input pairs on the module connector may be terminated by external termination resistors on the base board (close to the module pins).

Single-Ended Outputs

There are no series termination resistors on the Mercury+ XU6 SoC module for single-ended outputs. If required, series termination resistors may be equipped on the base board (close to the module pins).

2.9.7 Multiplexed I/O (MIO) Pins

Details on the MIO/EMIO terminology are available in the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

Some of the MIO pins on the Mercury+ XU6 SoC module are connected to on-board peripherals, while others are available as GPIOs; the suggested functions below are for reference only - always verify your MIO pinout with the Xilinx device handbook.

Table 10 gives an overview over the MIO pin connections on the Mercury+ XU6 SoC module. Only the pins marked with "user functionality" are available on the module connector.

MIO Group	Function	Connection
0-5	QSPI flash	QSPI flash
6	QSPI feedback clock	Floating
7-8	LED2#, LED3#	On-board LEDs
9, 23	Unused	-
10-11	12C	On-board I2C bus and module connector via level shifter
12	I2C interrupt	On-board I2C bus
13-22	eMMC flash	eMMC flash
24-25	LED0#, LED1#	On-board LEDs
26-29, 31-37	Ethernet	Gigabit Ethernet PHY
30	Ethernet/PCIe block PERST# signal	Gigabit Ethernet PHY/Module connector via series resistor
38	UART RX ⁷ /user functionality	Module connector
39	UART TX ⁷ /user functionality	Wodule Connector
40-41	User functionality	Module connector
42	PCIe block PERST# signal ⁸ /user functional- ity	Module connector
43-44	User functionality	Module connector
45-51	SD card/user functionality	Module connector
52-63	USB	USB 2.0 PHY 0
64-75	USB	USB 2.0 PHY 1
76-77	Ethernet MDIO	Gigabit Ethernet PHY

Table 10: MIO Pins Connections Overview

2.9.8 Analog Inputs

The Zynq Ultrascale+ MPSoC devices contain a system monitor in the PL and an additional system monitor block in the PS. These are used to sample analog inputs and to collect information on the internal voltages and temperatures.

The system monitor block in the PL provides a 10-bit ADC, which supports up to 17 external analog lines (1 dedicated differential input, 16 auxiliary differential inputs). The auxiliary analog lines of the MPSoC device are available on the module connector; these I/Os have the abbreviation "AD" followed by the ADC channel

⁷UART RX is an MPSoC input; UART TX is an MPSoC output.

 $^{^8}$ Used for PCIe PERST# connection implementation. Refer to Section 2.9.2 for details.

in the signal name. The ADC lines are always used differentially; for single-ended applications, the *_N line must be connected to GND. The dedicated channel is not available on the module connector.

The analog input signals can be connected to any normal I/O FPGA bank, provided that all analog pins belong to the same bank. Note that the HD I/O banks have a limited number of analog inputs and they must be connected directly to the SYSMONE4 primitive instead of to the Xilinx System Management Wizard IP core.

For detailed information on the ADC and system monitor, refer to the UltraScale Architecture System Monitor document [19], Zynq UltraScale+ MPSoC Technical Reference Manual [18] and System Management Wizard Product Guide [21].

Table 11 presents the ADC Parameters for the PL System Monitor. The PS System Monitor is only used for monitoring the on-chip power supply voltages and die temperature.

Parameter	Value (PL Sysmon)
VCC_ADC	1.8 V
VREF_ADC	Internal
ADC Range	0-1 V
Sampling Rate per ADC	0.2 MSPS
Total number of channels available on the module connector	16 (only auxiliary inputs)

Table 11: System Monitor (PL) Parameters

2.10 Multi-Gigabit Transceiver (MGT)

There are two types of multi-gigabit transceivers available on the Mercury+ XU6 SoC module: GTH transceivers (connected to the PL) and GTR transceivers (connected to the PS). The GTH transceivers are available only on modules equipped with ZU4/ZU5 MPSoC devices.

GTH Transceivers

On modules equipped with ZU4/ZU5 there are 4 GTH MGTs available on the Mercury+ XU6 SoC module - Table 12 describes the connections.

The naming convention for the GTH MGT I/Os is: MGT_B<BANK>_<FUNCTION>_<PACKAGE_PIN>_<POLARITY>.

For example, MGT_B224_TX2_R4_P is located on pin R4 of MGT I/O bank 224, it is a transmit pin and it has negative polarity.

Signal Name Signal Description		Pairs	I/O Bank
MGT_B224_RX<>	MGT receivers	4	
MGT_B224_TX<>	MGT transmitters	4	224
MGT_B224_REFCLK<>	MGT reference input clocks	2	
Total		10	

Table 12: MGT Pairs

The GTH MGTs on the MPSoC device support data rates of 12.5 Gbit/sec.

The MPSoC devices equipped on the Mercury+ XU6 SoC module variants 4EV/5EV can support up to two integrated PCle Gen3 interfaces on the PL side, implemented using GTH transceivers. Simultaneous usage of these interfaces is limited to the available hardware resources (number of transceivers and lane mapping).

Warning!

It is recommended to use redrivers on the base board for PCIe Gen3 or other high-speed interfaces implementations, and to perform channel simulation.

GTR Transceivers

There are four GTR MGT pairs and two reference input clock differential pairs on the Mercury+ XU6 SoC module connected to I/O bank 505; these are routed by default to module connector B - refer to Section 2.9.2 for details on the assembly variants and MGT connectivity.

The naming convention for the GTR MGT I/Os is: MGTPS_<FUNCTION>_<PACKAGE_PIN>_<POLARITY>.

For example, MGTPS_RX2_B28_N is located on pin B28 of PS GTR bank (bank 505), it is a receive pin and it has negative polarity.

All Mercury+ XU6 SoC module variants support the implementation of a PCIe Gen2 ×4 interface.

Please note that when the PCIe hard block is used, it is not possible to use the Ethernet interface. The Ethernet PHY is connected to ETH 0 controller from the PS I/O bank 501; one of the Ethernet TX data signals is shared with the PCIe reset signal (PERST#). Refer to Sections 2.9.2 and 2.9.7 for details on the PERST# connection.

The GTR pairs support data rates of 6 Gbit/sec and can be used for the implementation of several interfaces such as PCle Gen2 \times 4, USB 3.0, DisplayPort, SATA, or Ethernet SGMII. Please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [18] and to the Zynq UltraScale+ MPSoC Overview [22] for details.

A 100 MHz LVDS oscillator and a 27 MHz CMOS oscillator provide reference clock inputs to the PS GTR bank 505. Please refer to Section 2.12 for details.

Warning!

The maximum data rate on the MGT lines on the Mercury + XU6 SoC module depends on the routing path for these signals. Adequate signal integrity over the full signal path must be ensured when using MGTs at high performance rates.

Warning!

No AC coupling capacitors are placed on the Mercury + XU6 SoC module on the MGT lines - make sure capacitors are mounted, if required, on the base board (close to the module pins), to prevent MGT lines from being damaged.

2.11 Power

2.11.1 Power Generation Overview

The Mercury+ XU6 SoC module uses a 5 - 15 V DC power input for generating the on-board supply voltages (0.72/0.85/0.9 V, 0.85/0.9 V, 0.9 V, 1.2 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Some of these voltages (1.8 V, 2.5 V, 3.3 V) are accessible on the module connector.

Table 13 describes the power supplies generated on the module.

Voltage	Voltage	Rated	Voltage	Shut down	Influences
Supply Name	Value	Current	Source	via PWR_EN	PWR_GOOD
VCC_VTT	0.6 V (DDR4 termination voltage)	3 A	VCC_3V3	Yes	Yes
VCC_INT	0.72/0.85 V/0.9 V (PL core supply)	9 A	VCC_MOD	Yes	Yes
VCC_PSINT	0.85 V/0.9 V (PS core supply)	6 A	VCC_MOD	Yes	Yes
VCC_0V9	0.9 V (MGT and VCU core supply)	6 A	VCC_MOD	Yes	Yes
VCC_1V2	1.2 V	6 A	VCC_MOD	Yes	Yes
VCC_BAT_FPGA	1.5 V	10 mA	VCC_BAT	No	No
VCC_1V8	1.8 V	3 A	VCC_MOD	Yes	Yes
VCC_2V5	2.5 V	0.5 A	VCC_3V3	Yes	No
VCC_3V3	3.3 V	6 A	VCC_MOD	No	Yes
VCC_5V0	5.0 V	0.15 A	VCC_MOD	No	No

Table 13: Generated Power Supplies

In the standard configuration, the PL core supply is 0.85 V. For custom product configurations, in which a speedgrade -3E MPSoC device is equipped, an assembly option is available to switch the PL core operating voltage to 0.9 V. Similarly, in situations in which a speedgrade -2LE or -1LI device is used, an assembly option is available to switch the PL core operating voltage to 0.72 V.

In the standard configuration, the PS core supply is 0.85 V. For custom configurations, in which a speedgrade -3E MPSoC device is equipped, an assembly option is available to switch the PS core operating voltage to 0.9 V.

Please refer to the Enclustra Module Pin Connection Guidelines for general rules on the power pins [10].

2.11.2 Power Enable/Power Good

The Mercury+ XU6 SoC module provides a power enable input on the module connector. This input may be used to shut down the DC/DC converters and LDOs for 0.6 V, 0.72/0.85/0.9 V, 0.85/0.9 V, 0.9 V, 1.2 V, 1.8 V and 2.5 V. The list of regulators that can be disabled via PWR EN signal is provided in Section 2.11.1.

The PWR_EN input is pulled to VCC_3V3 on the Mercury+ XU6 SoC module with a 4.7 k Ω resistor. The PWR_GOOD signal is pulled to VCC_3V3 on the Mercury+ XU6 SoC module with a 4.7 k Ω resistor.

PWR_GOOD is an open collector signal and must not be used to drive a load directly. This signal is pulled to GND if the on-board regulators fail or if the module is disabled via PWR_EN. The list of regulators that influence the state of PWR_GOOD signal is provided in Section 2.11.1.

Pin Name	Module Connector Pin	Remarks	
PWR_EN A-10		Floating/3.3 V: Module power enabled	
	A-10	Driven low: Module power disabled	
PWR_GOOD	A-12	0 V: Module supply not ok	
PWK_GOOD	A-12	3.3 V: Module supply ok	

Table 14: Module Power Status and Control Pins

Warning!

Do not apply any other voltages to the PWR_EN pin than 3.3 V or GND, as this may damage the Mercury+ XU6 SoC module. PWR_EN pin can be left unconnected.

Do not power the VCC_IO pins (for example by connecting VCC_3V3 to VCC_IO directly) if PWR_EN is used to disable the module. In this case, VCC_IO needs to be switched off in the manner indicated in Figure 10.

2.11.3 Voltage Supply Inputs

Table 15 describes the power supply inputs on the Mercury+ XU6 SoC module. The VCC voltages used as supplies for the I/O banks are described in Section 2.9.5.

Pin Name	Module Connector Pins	Voltage	Description
VCC_MOD	A-1, 2, 3, 4, 5, 6, 7, 8, 9, 11	5 - 15 V ±5%	Supply for the 0.72/0.85/0.9 V, 0.85/0.9 V, 0.9 V, 1.2 V, 1.8 V, 3.3 V and 5.0 V voltage regulators. The 2.5 V supply is generated from the 3.3 V supply. The input current is rated at 3 A (0.3 A per connector pin).
VCC_BAT	A-168	2.0 - 5.5 V	Battery voltage for MPSoC battery-backed RAM and battery-backed RTC. The voltage range applies to the default assembly option (with LDO).

Table 15: Voltage Supply Inputs

2.11.4 Voltage Supply Outputs

Table 16 presents the supply voltages generated on the Mercury+ XU6 SoC module, that are available on the module connector

Pin Name	Module Connector Pins	Voltage	Maximum	Comment
			Current ⁹	
	A-26, 29, 50, 86		4 A (and max	
VCC_3V3	B-55, 79, 115, 127, 152, 155	3.3 V ±5%	0.3 A per pin)	Always active
	C-96, 103, 136, 143			
VCC_2V5	A-53, 62, 65, 89	2.5 V ±5%	0.25 A	Controlled by PWR_EN
VCC 1\/9	B-52, 76, 108, 128	19 \/	1 A	Controlled by DM/P EN
VCC_1V8	C-83, 123, 165	1.8 V ±5%	1 A	Controlled by PWR_EN

Table 16: Voltage Supply Outputs

Warning!

Do not connect any power supply to the voltage supply outputs nor short circuit them to GND, as this may damage the Mercury+ XU6 SoC module.

2.11.5 Power Consumption

Please note that the power consumption of any MPSoC device strongly depends on the application (on the configured bitstream and I/O activity).

To estimate the power consumption of your design, please use the Xilinx Power Estimator available on the Xilinx website.

2.11.6 Heat Dissipation

High performance devices like the Xilinx Zynq Ultrascale+ MPSoC need cooling in most applications; always make sure the MPSoC is adequately cooled.

For Mercury modules an Enclustra heat sink kit is available for purchase along with the product. It represents an optimal solution to cool the Mercury+ XU6 SoC module - the heat sink body is low profile and usually covers the whole module surface. The kit comes with a gap pad for the MPSoC device, a fan and required mounting material to attach the heat sink to the module PCB and baseboard PCB. With additional user configured gap pads, it is possible to cool other components on board as well.

Alternatively, if the Enclustra heat sink does not match the application requirements, a third-party heat sink body (ATS) and an additional gap pad (t-Global) may be used. Please note that the Enclustra heat sink kit already contains all necessary items for cooling the module (heat sink body, gap pad, fan, mounting material).

Table 17 lists the heat sink and thermal pad part numbers that are compatible with the Mercury+ XU6 SoC module. Details on the Mercury heatsink kit can be found in the Mercury Heatsink Application Note [17].

⁹The maximum available output current depends on your design. See sections 2.11.1 and 2.11.5 for details.

Product Name	Package Name	Enclustra	ATS	t-Global
		Heat Sink	Heat Sink	Thermal Pad
Mercury+ XU6	SFVC784 [23]	ACC-HS3-Set	ATS-52230G-C1-R0	TG-A6200-25-25-1

Table 17: Heat Sink Type

An Enclustra heatsink for the Mercury+ XU6 SoC module covering the entire module surface is currently under development. Until this part is available, the ACC-HS3-Set heatsink kit may be used as an intermediate solution for prototyping purposes.

Please note that the adhesive heat sink part is recommended only for prototyping purposes. In cases where the module is used in environments subject to vibrations, additional mechanical fixation is recommended.

Warning!

Depending on the user application, the Mercury+ XU6 SoC module may consume more power than can be dissipated without additional cooling measures; always make sure the MPSoC is adequately cooled by installing a heat sink and/or providing air flow.

2.11.7 Voltage Monitoring

Several pins on the module connector on the Mercury+ XU6 SoC module are marked as VMON. These are voltage monitoring outputs that are used in the production test for measuring some of the on-board voltages.

It is not allowed to draw power from the voltage monitoring outputs.

Table 18 presents the VMON pins on the Mercury+ XU6 SoC module.

Pin Name	Mod. Conn. Pin	Connection	Description
VMON_5V0	A-102	$VCC_5V0 \times \frac{2}{5}$	5 V on-board voltage
		(assembly option VCC_INT)	
VMON_VTT	B-8	VCC_VTT	VTT on-board voltage
VMON_0V9	B-167	VCC_0V9	0.9 V on-board voltage
		(assembly option VCC_0V85)	
VMON_1V2	B-168	VCC_1V2	1.2 V on-board voltage
		(assembly option VCC_PSINT)	
VMON_BAT_FPGA	C-8	NC	not connected
		(assembly option VCC_BAT_FPGA)	

Table 18: Voltage Monitoring Outputs

Warning!

The voltage monitoring outputs are for Enclustra-use only. Pinout changes may be applied between revisions.

2.12 Clock Generation

A 33.33 MHz oscillator is used for the Mercury+ XU6 SoC module clock generation; the 33.33 MHz clock is fed to the PS.

A 100 MHz LVDS oscillator and a 27 MHz CMOS oscillator provide reference clock inputs to the PS GTR bank 505. A 24 MHz clock and a 25 MHz clock are used for the USB PHYs and Ethernet PHYs respectively. The crystal pads for the MPSoC RTC are connected to a 32.768 kHz oscillator on the Mercury+ XU6 SoC module.

T I I 10		. 1	1 1		1	MDC C I .
Iania iu	MACCRINAC	$tn\Delta c$	יורכע ו	CONNACTIONS	to the	MPSoC device.
Table 15	acsenioes	uic		COLLICCTIOLIS	to the	IVII JUC UEVICE.

Signal Name	Frequency	Package Pin	MPSoC Pin Type
CLK33	33.33 MHz	R16	PS_REF_CLK
CLK27_GTR_P	27 MHz	A21	PS_MGTREFCLK3P_505
CLK27_GTR_N	27 1011 12	A22	PS_MGTREFCLK3N_505
CLK100_GTR_P	100 MHz	C21	PS_MGTREFCLK2P_505
CLK100_GTR_N	100 1011 12	C22	PS_MGTREFCLK2N_505
PS_PADI	32.768 kHz	N17	PS_PADI (crystal pad input for MPSoC built-in RTC)
PS_PADO	32.700 KIIZ	N18	PS_PADO (crystal pad output for MPSoC built-in RTC)

Table 19: Module Clock Resources

2.13 Reset

The power-on reset signal (POR) and the PS system reset signal (SRST) of the MPSoC device are available on the module connector.

Pulling PS_POR# low resets the MPSoC device, the Ethernet and the USB PHYs, and the QSPI and eMMC flash devices. Please refer to the Enclustra Module Pin Connection Guidelines [10] for general rules regarding the connection of reset pins.

Pulling PS_SRST# low resets the MPSoC device and enables the connection between QSPI flash and module connector, allowing the flash to be programmed from an external SPI master.

For details on the functions of the PS_POR_B and PS_SRST_B signals refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

Table 20 presents the available reset signals. Both signals, PS_POR# and PS_SRST#, have on-board 4.7 $k\Omega$ pull-up resistors to VCC_CFG_MIO. For on-board devices using 1.8 V signaling, a PS_POR# low voltage variant is generated (PS_POR#_LS).

Signal Name	Connector Pin	Package Pin	FPGA Pin Type	Description
PS_POR#	A-132	P16	PS_POR_B	Power-on reset
PS_SRST#	A-124	N19	PS_SRST_B	System reset

Table 20: Reset Resources

Please note that PS_POR# is automatically asserted if PWR_GOOD is low.

2.14 LEDs

There are four active-low user LEDs on the Mercury+ XU6 SoC module - all of them are connected to both PS and PL.

It is recommended to drive the PL pin to a high impedance state before driving the PS pin and vice versa.

PS Signal	PS Signal	PL Signal	PL Signal	Remarks
Name	Location	Name	Location	
LED0#_PS	AB19 (MIO24)	LED0#_PL	E7	User function/active-low
LED1#_PS	AB21 (MIO25)	LED1#_PL	H2	User function/active-low
LED2#_PS	AH17 (MIO7)	LED2#_PL	P9	User function/active-low
LED3#_PS	AF17 (MIO8)	LED3#_PL	K5	User function/active-low

Table 21: User LEDs

In addition to the user LEDs, two status LEDs are equipped on the module, offering details on the configuration process for debugging purposes.

PS Signal Name	PS Signal Location	Remarks
PS_ERROR	P17 (PS_ERROR_OUT)	Refer to Zynq UltraScale+ MPSoC Technical Reference Manual [18]
PS_STATUS	M20 (PS_ERROR_STATUS)	Refer to Zynq UltraScale+ MPSoC Technical Reference Manual [18]

Table 22: Status LEDs

2.15 DDR4 SDRAM (PS)

There is a single DDR4 SDRAM channel on the Mercury+ XU6 SoC module attached directly to the PS side and is available only as a shared resource to the PL side.

The DDR4 SDRAM is connected to PS I/O bank 504. The memory configuration on the Mercury+ XU6 SoC module supports ECC error detection and correction; the correction code type used is single bit error correction and double bit error detection (SEC-DED).

Five 16-bit memory chips are used to build an 72-bit wide memory (8 bits are unused): 64 bits for data and 8 bits for ECC.

Please note that on the smallest module configuration (ME-XU6-2CG-1E-D10H) the DDR4 chip for ECC and half of the DDR4 chips for data are not equipped; in total 2 memory chips are used for the PS DDR4 SDRAM. Similarly, on configurations without ECC, the fifth DDR4 chip is missing.

The maximum memory bandwidth on the Mercury+ XU6 SoC module regular variants (full bandwidth) is: 2400 Mbit/sec \times 64 bit = 19200 MB/sec and for the smallest variant (half bandwidth) is: 2400 Mbit/sec \times 32 bit = 9600 MB/sec

2.15.1 DDR4 SDRAM Type

Table 23 describes the memory availability and configuration on the Mercury+ XU6 SoC module.

Module	SDRAM Type	Density	Configuration	Manufacturer
ME-XU6-D10H/D11	K4A4G165WE-BIRC	4 Gbit	256 M × 16 bit	Samsung
ME-XU6-D12/D12E	K4A8G165WB-BIRC	8 Gbit	512 M × 16 bit	Samsung
ME-XU6-D13E	H5ANAG6NCMR-XNI	16 Gbit	1 G × 16 bit	SK Hynix

Table 23: DDR4 SDRAM (PS) Types

Warning!

Other DDR4 memory devices may be equipped in future revisions of the Mercury + XU6 SoC module. Please check the user manual regularly for updates. Any parts with different speed bins or temperature ranges that fulfill the requirements for the module variant may be used.

2.15.2 Signal Description

Please refer to the Mercury+ XU6 SoC Module FPGA Pinout Excel Sheet [4] for detailed information on the DDR4 SDRAM connections.

2.15.3 Termination

Warning!

No external termination is implemented for the data signals on the Mercury+ XU6 SoC module. Therefore, it is strongly recommended to enable the on-die termination (ODT) feature of the DDR4 SDRAM device.

2.15.4 Parameters

Please refer to the Mercury+ XU6 SoC module reference design [2] for DDR4 settings guidelines.

The DDR4 SDRAM parameters to be set in the Vivado project are presented in Table 24.

The values given in Table 24 are for reference only. Depending on the equipped memory device on the Mercury+ XU6 SoC module and on the DDR4 SDRAM frequency, the configuration may be different to the one in the reference design. Please refer to the memory device datasheet for details.

Parameter	Value		
Memory type	DDR4		
DRAM bus width	64 bit (32 bit for ME-XU6-2CG-1E-D10H variant)		
ECC	Enabled (Disabled for variants without ECC - see Table 1)		
DRAM chip bus width	16 bits		
DRAM chip capacity	4096-16384 Mbits		
Bank group address count	1		
Bank address count	2		
Row address count	15-17		
Column address count	10		
Speed bin	DDR4 2400T		
Operating frequency	1200 MHz		
CAS latency	17		
CAS write latency	12		
Additive latency	0		
RAS to CAS delay	17		
Precharge time	17		
tRC	46.16 ns		
tRASmin	32 ns		
tFAW	30 ns		

Table 24: DDR4 SDRAM (PS) Parameters

2.16 QSPI Flash

The QSPI flash can be used to boot the PS, and to store the FPGA bitstream, ARM application code and other user data.

2.16.1 QSPI Flash Type

Table 25 describes the memory availability and configuration on the Mercury+ XU6 SoC module.

As there is one QSPI flash chip equipped on the Mercury+ XU6 SoC module, type "single" must be selected when programming the flash from Vivado tools.

Flash Type	Size	Manufacturer
S25FL512S	512 Mbit	Cypress (Spansion)

Table 25: QSPI Flash Type

Warning!

Other flash memory devices may be equipped in future revisions of the Mercury+ XU6 SoC module. Please check the user manual regularly for updates. Any parts with different speeds and temperature ranges that fulfill the requirements for the module variant may be used.

2.16.2 Signal Description

The QSPI flash is connected to the PS MIO pins 0-5. Some of these signals are available on the module connector, allowing the user to program the QSPI flash from an external source.

The reset of the QSPI flash is connected to the PS_POR#_LS power-on reset signal.

Please refer to Section 3 for details on programming the flash memory.

Warning!

Special care must be taken when connecting the QSPI flash signals on the base board. Long traces or high capacitance may disturb the data communication between the MPSoC and the flash device.

2.16.3 Configuration

The QSPI flash supports up to 50 MHz operation for standard read. For fast, dual and quad read speed values, please refer to the flash device datasheet.

Note that the "Feedback Clk" option on pin MIO6 must be enabled in the Zynq configuration for clock rates higher than 40 MHz.

Please refer to Zynq UltraScale+ MPSoC Technical Reference Manual [18] for details on booting from the QSPI flash.

2.16.4 QSPI Flash Corruption Risk

There have been cases in which it was observed that the content of the flash device got corrupted. According to Cypress, this issue is caused by power loss during the Write Register (WRR) command. The most common reason to use the WRR command is to turn the QUAD bit ON or OFF - this operation takes place usually at the beginning of the boot process. If required, the bootloader code can be adjusted to set the QUAD bit to a fixed value, without invoking this command during boot.

For additional information on this issue, please refer to the Cypress documentation and forum discussions [24], [25].

2.17 eMMC Flash

The eMMC flash can be used to boot the PS, and to store the FPGA bitstream, ARM application code and other user data.

2.17.1 eMMC Flash Type

Table 26 describes the memory availability and configuration on the Mercury+ XU6 SoC module.

Module	Flash Type	Size	Manufacturer
ME-XU6 (extended)	KLMAG1JETD-B041	16 GB	Samsung
ME-XU6 (industrial)	EMMC16G-IB29-PZ90	16 GB	Kingston

Table 26: eMMC Flash Type

Warning!

Other flash memory devices may be equipped in future revisions of the Mercury+ XU6 SoC module. Please check the user manual regularly for updates. Any parts with different speeds and temperature ranges that fulfill the requirements for the module variant may be used.

2.17.2 Signal Description

The eMMC flash signals are connected to the MIO pins 13-22 for 8-bit data transfer mode. The command signal has a 4.7 k Ω pull-up resistor to 1.8 V and the data lines have 47 k Ω pull-up resistors to 1.8 V.

2.18 SD Card

An SD card can be connected to the PS MIO pins 45-51. The corresponding MIO pins are available on the module connector. Information on SD card boot mode is available in Section 3.8.

Please note that external pull-ups are needed for SD card operation. Depending on the selected voltage for VCC_CFG_MIO, a level shifter to 3.3 V may be required (some level shifters also have built-in pull-ups).

For booting from an Ultra High Speed (UHS) SD card, an SD 3.0 compliant level shifter is required on the base board and VCC_CFG_MIO must be set to 1.8 V. Please note that this boot mode has not been tested, but it may be supported in the future.

2.19 Gigabit Ethernet (PS)

Two 10/100/1000 Mbit Ethernet PHYs are available on the Mercury+ XU6 SoC module, one connected to the PS via RGMII interface, and one connected to PL via RGMII.

2.19.1 Ethernet PHY Type

Table 27 describes the equipped Ethernet PHY (PS) device type on the Mercury+ XU6 SoC module.

PHY Type	Manufacturer	Туре
KSZ9031RNXIA	Microchip (Micrel)	10/100/1000 Mbit

Table 27: Gigabit Ethernet PHY (PS) Type

2.19.2 Signal Description

Ethernet PHY is connected to ETH 0 controller from the PS I/O bank 501. One of the Ethernet TX data signals is shared with the PCIe reset signal (PERST#); if the application requires a hard PCIe block, the ETH interface is not available. Refer to Section 2.9.2 for details on the PERST# connection.

Warning!

Gigabit Ethernet interface is not available when the PCIe endpoint in the PS is used (because of the PERST# connection).

The interrupt output of the Ethernet PHY is connected to the I2C interrupt line, available on MIO12 pin.

2.19.3 External Connectivity

The Ethernet signal lines can be connected directly to the magnetics. Please refer to the Enclustra Module Pin Connection Guidelines [10] for details regarding the connection of Ethernet signals.

2.19.4 MDIO Address

The MDIO address assigned to the ETH PHY is 3, and the PHY can be configured via MIO pins 76-77.

2.19.5 PHY Configuration

The configuration of the Ethernet PHY is bootstrapped when the PHYs are released from reset. Make sure all I/Os on the RGMII interface are initialized and all pull-up or pull-down resistors are disabled at that moment.

The bootstrap options of the Ethernet PHYs are set as indicated in Table 28.

Pin	Signal Value	Description
MODE[3-0]	1110	RGMII mode: advertise all capabilities (10/100/1000, half/full duplex) except 1000Base-T half duplex.
PHYAD[2-0]	011	MDIO address 3
Clk125_EN	0	125 MHz clock output disabled
LED_MODE	1	Single LED mode
LED1/LED2	1	Active-low LEDs

Table 28: Gigabit Ethernet PHY Configuration - Bootstraps

For the Ethernet PHY configuration via the MDIO interface, the MDC clock frequency must not exceed 2 MHz.

2.19.6 RGMII Delays Configuration

The Ethernet PHY is connected directly to the hard MAC controller present in the MPSoC device. In order to achieve the best sampling eye for the RX and TX data, it is recommended to adjust the pad skew delays as specified in Table 29. These values have been successfully tested on Enclustra side.

The delays can be adjusted by programming the RGMII pad skew registers of the Ethernet PHY; please refer to the PHY datasheet for details.

PHY Register Name	Register Value [binary]	Delay Value
RXD0-RXD3	0111	0 ps
RX_DV	0111	0 ps
RX_CLK	01111	0 ps
TXD0-TXD3	0111	0 ps
TX_EN	0111	0 ps
GTX_CLK	11110	900 ps

Table 29: Gigabit Ethernet PHY Configuration - RGMII Delays

2.20 USB 2.0

Two USB 2.0 PHYs are available on the Mercury+ XU6 SoC module, both connected to the PS to I/O bank 502. USB PHY 0 can be configured as host or device, while USB PHY 1 can be used only as host.

If USB on-the-go (OTG) functionality is required, an assembly option is available, where the module connector pins A-131 (VBUS_HPD) and A-133 (ID_HDM) are connected to the USB PHY 0 pins 22 (VBUS) and 23 (ID) instead of being connected to the second USB PHY to pins DM and DP. Please contact Enclustra support if USB OTG is required for your application.

2.20.1 USB PHY Type

Table 30 describes the equipped USB PHYs device type on the Mercury+ XU6 SoC module.

РНҮ Туре	Manufacturer	Туре
USB3320C	Microchip	USB 2.0 PHY

Table 30: USB 2.0 PHY Type

2.20.2 Signal Description

The ULPI interface for the PHY 0 is connected to MIO pins 52-63, while the interface for the PHY 1 is connected to MIO pins 64-75, both connected for use with the integrated USB controller.

2.21 USB 3.0

Xilinx Zynq Ultrascale+ devices feature two built-in USB 3.0 controllers and PHYs, configurable as host or device. The PHY interface used by the USB 3.0 controller is PIPE3, supporting a 5 Gbit/sec data rate in host or device modes. The interface of each USB 3.0 controller uses one of the PS GTR lanes.

A 100 MHz differential clock is available on the module and connected to PS_MGTREFCLK2 pins, to be used as a reference clock for the USB 3.0 interface. It is also possible to provide another reference clock from the base board to the MGTPS_REFCLK* pins.

Details on the built-in USB 2.0/3.0 controller and on the usage of the PS GTR lanes are available in the Zynq UltraScale+ MPSoC Technical Reference Manual [18] and in the Zynq UltraScale+ MPSoC Overview [22].

Figure 11 shows an example of a USB 3.0 implementation using the built-in Xilinx USB 3.0 interface and the USB 2.0 signals from the PHY, all routed to a USB 3.0 connector on the base board.




Figure 11: USB 3.0 Implementation Example

Warning!

The USB 3.0 interface on the Mercury+ XU6 SoC module uses the GTR lines (MGTPS signals on module connector B), and not the USB_SSRX_P/N and USB_SSTX_P/N connections on module connector A.

2.22 Display Port

Xilinx Zynq Ultrascale+ devices feature two built-in DisplayPort controllers and PHYs, supporting up to two lanes at a 5.4 Gbit/sec line rate. Each lane is represented by one of the PS GTR lines, available on the module connector.

A 27 MHz differential clock is available on the module and connected to PS_MGTREFCLK3 pins, to be used as a reference clock for the DisplayPort interface. It is also possible to provide another reference clock from the base board to the MGTPS_REFCLK* pins.

Details on the built-in DisplayPort controller and on the usage of the PS GTR lanes is available in the Zynq UltraScale+ MPSoC Technical Reference Manual [18] and in the Zynq UltraScale+ MPSoC Overview [22].

2.23 Real-Time Clock (RTC)

Zynq Ultrascale+ devices include an internal real-time clock. The internal RTC can be accessed by the platform management unit (PMU) - more information on the PMU is available in the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

The RTC crystal pad input and crystal pad output are connected on the Mercury+ XU6 SoC module to a 32.768 kHz oscillator.

A 1.5 V LDO is used to generate the battery voltage for the built-in RTC (supplied to VCC_PSBATT pin), based on the VCC_BAT voltage mapped to the module connector. This pin can be connected directly to a 3 V battery on the base board. Please refer to the Enclustra Module Pin Connection Guidelines [10] for details.

2.24 Secure EEPROM

The secure EEPROM is used to store the module type and serial number, as well as the Ethernet MAC address and other information. It is connected to the I2C bus.

The secure EEPROM must not be used to store user data.

Please refer to Section 4.4 for details on the content of the EEPROM.

2.24.1 EEPROM Type

Table 31 describes the equipped EEPROM device type on the Mercury+ XU6 SoC module.

Туре	Manufacturer
ATSHA204A-MAHDA-T (default)	Atmel
DS28CN01 (assembly option)	Maxim

Table 31: EEPROM Type

An example demonstrating how to read data from the EEPROM is included in the Mercury + XU6 SoC module reference design [2].

3 Device Configuration

3.1 Configuration Signals

The PS of the MPSoC needs to be configured before the FPGA logic can be used. Xilinx Zynq devices need special boot images to boot from QSPI flash, eMMC flash or SD card. For more information, please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

Table 32 describes the most important configuration pins and their location on the module connector. These signals allow the MPSoC to boot from QSPI flash, eMMC flash or SD card, and can be used to program the QSPI flash from an external master. Please refer to Section 3.11 for details.

Signal	MPSoC	Mod. Conn.		
Name	Pin Type	Pin	Description	Comments
FLASH_CLK	MIO0	A-118	SPI CLK	4.7 k Ω pull-up to
TENSIT_CER	IVIIOO	71 110	SITCLIN	VCC_CFG_MIO
FLASH_DO	MIO1	A-122	SPI MISO	4.7 k Ω pull-up to
12/3/1_00	IVIIOT	71122	311 101130	VCC_CFG_MIO
FLASH_DI	MIO4	A-114	SPI MOSI	4.7 k Ω pull-up to
T LASIT_DI	IVIIO4	ATIA	31 1 101031	VCC_CFG_MIO
FLASH_CS#	MIO5	A-116	SPI CS#	4.7 k Ω pull-up to
TLASTI_CS#	IVIIO3	A-110	SIT CS#	VCC_CFG_MIO
PS_DONE	PS_DONE	A-130	MPSoC device configuration done	1 kΩ pull-up to
T 3_DONE	T 3_DOINE	A-150	will soc device comiguration done	VCC_CFG_MIO
PS_POR#	PS_POR_B	A-132	MPSoC power-on reset	4.7 k Ω pull-up to
13_1 OK#	13_101_6	A-132	Will Soc power-off reset	VCC_CFG_MIO
PS_SRST#	PS_SRST_B	A-124	MPSoC system reset	4.7 k Ω pull-up to
F 3_3N31#	F3_3N31_B	A-124	WIF SOC System reset	VCC_CFG_MIO
BOOT_MODE0	-	A-126	Boot mode selection	4.7 k Ω pull-up to
DOO1_IVIODE0		A 120	boot mode selection	VCC_CFG_MIO
BOOT_MODE1		A-112	Boot mode selection	4.7 kΩ pull-up to
DOOI_WODE		Δ-112	boot mode selection	VCC_CFG_MIO

Table 32: MPSoC Configuration Pins

Warning!

All configuration signals except for BOOT_MODE must be high impedance as soon as the device is released from reset. Violating this rule may damage the equipped MPSoC device, as well as other devices on the Mercury+ XU6 SoC module.

3.2 Pull-Up During Configuration

The Pull-Up During Configuration signal (PUDC) is pulled to GND on the module; as PUDC is an active-low signal, all FPGA I/Os will have the internal pull-up resistors enabled during device configuration.

If the application requires the pull-up during configuration to be disabled, this can be achieved by removing R207; component and by mounting R205 - in this configuration the PUDC pin is connected to 1.8 V.

Figure 12 illustrates the configuration of the I/O signals during power-up. Figure 13 indicates the location of the pull-up/pull-down resistors on the module PCB - middle right part on the bottom view drawing.




Figure 12: Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL)




Figure 13: Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL) Resistors - Assembly Drawing Bottom View (middle right part)

For details on the PUDC signal please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

3.3 Power-on Reset Delay Override

The power-on reset delay override MPSoC signal (POR_OVERRIDE) is pulled to GND on the module, setting the PL power-on delay time to the default standard time.

If the application requires faster PL power-on delay time, this can be achieved by removing R209 component and by mounting R208.

Figure 12 illustrates the configuration of the POR_OVERRIDE signal. Figure 13 indicates the location of the pull-up/pull-down resistors on the module PCB - middle right part on the bottom view drawing.

For details on the POR_OVERRIDE signal please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

3.4 Boot Mode

The boot mode can be selected via two signals available on the module connector.

Table 33 describes the available boot modes on the Mercury+ XU6 SoC module.

воот	воот	Mode	Description	Remarks
MODE1	MODE0	Straps [3:0]		
0	0	0110	Boot from eMMC flash	-
0	1	1110	Boot from SD card (with an external SD 3.0 compliant level shifter; only available when VCC_CFG_MIO is 1.8 V)	Not supported (may be supported in the future)
1	0	0010	Boot from QSPI flash	-
1	1	0101	Boot from SD card (default mode)	-
1	0	0000	JTAG boot mode	Refer to Section 3.5.3 for details.

Table 33: Boot Modes

3.5 JTAG

The Zynq Ultrascale+ devices include two separate JTAG controllers: the Zynq Ultrascale+ TAP and the ARM DAP. The first one uses the PS dedicated JTAG pins and has access to both PS and PL and the second one uses the PS PJTAG pins and is used for loading programs, system test, and PS debug.

Details on JTAG and on system test and debug are available in the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

Certain Xilinx tool versions support QSPI flash programming via JTAG only when JTAG boot mode is used (unavailable on the Mercury+ XU6 SoC module). Alternatively, the QSPI flash can be programmed in u-boot or Linux by the SPI controller in the PS or from an SPI external master.

3.5.1 JTAG on Module Connector

The PL and the PS JTAG interfaces are connected into one single chain available on the module connector. The PS_JTAG pins are used by the Zynq Ultrascale+ TAP controller - the controller has full functionality only after the PS boot is complete. In order to enable the ARM DAP controller, special commands must be sent to the Zynq Ultrascale+ TAP.

The MPSoC device and the flash devices can be configured via JTAG from Xilinx SDK or Xilinx Vivado Hardware Manager - for this operation, the ARM DAP must be enabled.

Signal Name	Module Connector Pin	PS Dedicated Pin	Resistor
JTAG_TCK	A-123	PS_JTAG_TCK	4.7 kΩ pull-up to VCC_CFG_MIO
JTAG_TMS	A-119	PS_JTAG_TMS	4.7 kΩ pull-up to VCC_CFG_MIO
JTAG_TDI	A-117	PS_JTAG_TDI	4.7 kΩ pull-up to VCC_CFG_MIO
JTAG_TDO	A-121	PS_JTAG_TDO	4.7 kΩ pull-up to VCC_CFG_MIO

Table 34: JTAG Interface - PL and PS Access and Debug

3.5.2 External Connectivity

JTAG signals can be connected directly on the base board to a JTAG connector. No pull-up/pull-down resistors are necessary. The VREF pin of the programmer must be connected to VCC CFG MIO.

It is recommended to add 22 Ω series termination resistors between the module and the JTAG header, close to the source. Please refer to the Enclustra Module Pin Connection Guidelines for details on JTAG interface.

3.5.3 JTAG Boot Mode

The following steps are required in order to boot the module in JTAG mode:

- Set the boot mode selection signals for QSPI boot
- Short-circuit R206 (see Figure 14) while powering-up the module (in order to sample the MPSoC boot selection pins correctly for JTAG boot mode)



Figure 14: JTAG Boot Mode Resistor - Assembly Drawing Top View (lower center part)

3.6 eMMC Boot Mode

In the eMMC boot mode, the PS boots from the eMMC flash located on the module. The flash device is connected to the PS MIO pins 13-22 for 8-bit data transfer mode.

3.7 QSPI Boot Mode

In the QSPI boot mode, the PS boots from the QSPI flash located on the module. The flash device is connected to the PS MIO pins 0-5.

3.8 SD Card Boot Mode

In the SD card boot mode the PS boots from the SD card located on the base board. There are two SD card boot modes available on the Mercury+ XU6 SoC module. Please note that the SD boot mode with level shifter is currently not supported.

The SD boot mode with level shifter is used with Ultra High Speed (UHS) SD cards. The controller will start the communication at 3.3 V and afterwards it will command the card to drop from 3.3 V operation to 1.8 V operation. For this mode, an external SD 3.0 compliant level shifter is required. This boot mode may be supported in the future by Enclustra modules and base boards.

BOOT_MODE1	BOOT_MODE0	Description	VCC_CFG_MIO
0	1	Boot from SD card (with an external SD 3.0 compliant level shifter; currently not supported)	1.8 V
1	1	Boot from SD card (default mode)	Refer to Section 2.9.5

Table 35: SD Card Boot Modes

For the SD card boot mode, the following requirements must be met:

- The SD card must be connected to MIO pins 45-51
- A Zynq boot image must be generated from an MPSoC design having the SDIO controller enabled
- The boot image must be named "boot.bin" and then copied to the SD card
- The SDIO controller must be fed with a reasonable clock frequency. Please refer to the reference design for guidelines on SDIO settings.

For details on SD card boot, please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [18].

3.9 eMMC Flash Programming

The eMMC flash can be formatted and/or programmed in u-boot or Linux, like a regular SD card. The boot image or independent partition files can be transmitted via Ethernet or copied from another storage device.

Certain Xilinx tool versions support eMMC flash programming via JTAG.

3.10 QSPI Flash Programming via JTAG

The Xilinx Vivado and SDK software offer QSPI flash programming support via JTAG.

Certain Xilinx tools versions support QSPI flash programming via JTAG only when JTAG boot mode is used. Short-circuit R206 during boot while selecting QSPI mode to enable JTAG mode - refer to Section 3.5.3 for

details.

For more information, please refer to the Xilinx documentation [18] and support. Alternatively, the QSPI flash can be programmed in u-boot or Linux by the SPI controller in the PS or from an SPI external master.

3.11 QSPI Flash Programming from an External SPI Master

The signals of the QSPI flash are directly connected to the module connector for flash access. As the flash signals are connected to the MPSoC device as well, the MPSoC device pins must be tri-stated while accessing the QSPI flash directly from an external device.

This is ensured by pulling the PS_SRST# signal to GND followed by a pulse on PS_POR#, which puts the MPSoC device into reset state and tri-states all I/O pins. PS_SRST# must be low when PS_POR# is released and kept low until the flash programming has finished. Afterwards, all SPI lines and PS_SRST# must be tri-stated and another reset impulse must be applied to PS_POR#.

Figure 15 shows the signal diagrams corresponding to flash programming from an external master.

In addition, a non-QSPI boot mode must be used during QSPI flash programming, otherwise the MPSoC device will attempt to boot from the flash and will disturb the clock.




Figure 15: QSPI Flash Programming from an External SPI Master - Signal Diagrams

Warning!

Accessing the QSPI flash directly without putting the MPSoC device into reset may damage the equipped MPSoC device, as well as other devices on the Mercury+ XU6 SoC module.

3.12 Enclustra Module Configuration Tool

In combination with an Enclustra base board, the QSPI flash can be programmed using Enclustra Module Configuration Tool (MCT) [16]. For this method, a non-QSPI boot mode must be used during QSPI flash programming. The entire procedure is described in the reference design documentation.

Please note that the Xilinx Zynq devices do not support slave serial configuration, therefore only flash programming is supported by the Enclustra MCT for the Mercury+ XU6 SoC module.

4 I2C Communication

4.1 Overview

The I2C bus on the Mercury+ XU6 SoC module is connected to the MPSoC device and to the EEPROM, and is available on the module and debug connectors. This allows external devices to read the module type and to connect more devices to the I2C bus.

The I2C clock frequency should not exceed 400 kHz.

Warning!

Maximum I2C speed may be limited by the routing path and additional loads on the base board.

Warning!

If the I2C traces on the base board are very long, 100 Ω series resistors should be added between module and I2C device on the base board.

4.2 Signal Description

Table 36 describes the signals of the I2C interface - the pins are connected to both PS and PL. All signals have on-board pull-up resistors to VCC_3V3.

All signals must be connected to open collector outputs and must not be driven high from any source.

Level shifters are used between the I2C bus and the PS/PL pins, to allow I/O voltages lower than 3.3 V. Please make sure that all pins are configured correctly and no pull-down resistors are enabled.

Signal Name	PS Pin	PL Package Pin	Connector Pin	Resistor
I2C_SDA	MIO11	D2	A-113	2.2 kΩ pull-up
I2C_SCL	MIO10	C7	A-111	2.2 kΩ pull-up
I2C_INT#	MIO12	-	A-115	4.7 kΩ pull-up

Table 36: I2C Signal Description

4.3 I2C Address Map

Table 37 describes the addresses for several devices connected on I2C bus.

Address (7-bit)	Description
0x64	Secure EEPROM
0x5C	Secure EEPROM (assembly option, refer to Section 2.24)

Table 37: I2C Addresses

4.4 Secure EEPROM

The secure EEPROM is used to store the module serial number and configuration. In the future, the EEPROM will be used for copy protection and licensing features. Please contact us for further information.

An example demonstrating how to read the module information from the EEPROM memory is included in the Mercury+ XU6 SoC module reference design.

Warning!

The secure EEPROM is for Enclustra use only. Any attempt to write data to the secure EEPROM causes the warranty to be rendered void.

4.4.1 Memory Map

Address	Length (bits)	Description
0x00	32	Module serial number
0x04	32	Module product information
0x08	40	Module configuration
0x0D	24	Reserved
0x10	48	Ethernet MAC address
0x16	48	Reserved
0x1C	32	Checksum (only for DS28CN01 EEPROM type)

Table 38: EEPROM Sector 0 Memory Map

Module Serial Number

The module serial number is a unique 32-bit number that identifies the module. It is stored using big-endian byte order (MSB on the lowest address).

Module Product Information

This field indicates the type of module and hardware revision.

Module	Product Family	Reserved	Revision	Product Information
Mercury+ XU6 SoC module	0x0337	0x[XX]	0x[YY]	0x0337 [XX][YY]

Table 39: Product Information

Module Configuration

Addr.	Bits	Comment	Min. Value	Max. Value	Comment
0x08	7-4	MPSoC type	0	5	See MPSoC type table (Table 41)
0,000	3-0	MPSoC device speed grade	1	3	
	7-6	Temperature range	0	2	See temperature range table (Table 42)
	5	Power grade	0 (Normal)	1 (Low power)	
0x09	4-3	Gigabit Ethernet port count	0	1	
	2	Reserved	-	-	
	1	DDR4 PS bandwidth	0 (Half)	1 (Full)	
	0	DDR4 PS ECC enabled	0 (No)	1 (Yes)	
	7-2	Reserved	-	-	
0x0A	1-0	USB 2.0 port count	0	2	
0x0B	7-4	DDR4 RAM (PS) size (GB)	0 (0 GB)	4 (8 GB)	Resolution = 1 GB
UXUB	3-0	Reserved	-	-	
0x0C	7-4	eMMC flash size (GB)	0 (0 GB)	5 (16 GB)	Resolution = 1 GB
UXUC	3-0	QSPI flash memory size (MB)	0 (0 MB)	7 (64 MB)	Resolution = 1 MB

Table 40: Module Configuration

The memory sizes are defined as Resolution \times 2^(Value-1) (e.g. DRAM=0: not equipped, DRAM=1: 1 GB, DRAM=2: 2 GB, DRAM=3: 4 GB, etc).

Table 41 shows the available MPSoC types.

Value	MPSoC Device Type
0	XCZU2CG
1	XCZU2EG
2	XCZU3EG
3	XCZU4CG
4	XCZU4EV
5	XCZU5EV

Table 41: MPSoC Device Types

Table 42 shows the available temperature ranges.

Value	Module Temperature Range
0	Commercial
1	Extended
2	Industrial

Table 42: Module Temperature Range

Ethernet MAC Address

The Ethernet MAC address is stored using big-endian byte order (MSB on the lowest address). Each module is assigned two sequential MAC addresses; only the lower one is stored in the EEPROM.

5 Operating Conditions

5.1 Absolute Maximum Ratings

Table 43 indicates the absolute maximum ratings for Mercury+ XU6 SoC module. The values given are for reference only; for details please refer to the Zynq UltraScale+ MPSoC, DC and AC Switching Characteristics Datasheet [20].

Symbol	Description	Rating	Unit
VCC_MOD	Supply voltage relative to GND	-0.5 to 16	V
VCC_BAT	Supply voltage for MPSoC battery-backed RAM and battery-backed RTC	0 to 5.5	V
VCC_IO_BN			
VCC_IO_BO	Output drivers supply voltage relative to GND	-0.5 to 3.4	V
VCC_IO_BE_BF			
VCC_CFG_MIO	Output drivers supply voltage relative to GND	-0.5 to 3.63	V
VCC_IO_B64			
VCC_IO_B65	Output drivers supply voltage relative to GND	-0.5 to 2.0	V
VCC_IO_B66			
V_IO	I/O input voltage relative to GND	-0.5 to V _{CCO} +0.5	V
Temperature	Temperature range for extended temperature modules (E)*	0 to +85	°C
Temperature	Temperature range for industrial modules (I)*	-40 to +85	°C

Table 43: Absolute Maximum Ratings

5.2 Recommended Operating Conditions

Table 44 indicates the recommended operating conditions for Mercury+ XU6 SoC module. The values given are for reference only; for details please refer to the Zynq UltraScale+ MPSoC, DC and AC Switching Characteristics Datasheet [20].

Symbol	Description	Rating	Unit
VCC_MOD	Supply voltage relative to GND	4.75 to 15.75	V
VCC_BAT	Supply voltage for MPSoC battery-backed RAM and battery-backed RTC	2.0 to 5.5	V
VCC_IO_[x]	Output drivers supply voltage relative to GND	Refer to	V
VCC_CFG_[x]	output divers supply voltage relative to divis	Section 2.9.5	•
V_IO	I/O input voltage relative to GND	-0.2 to V _{CCO} +0.2	V
Temperature	Temperature range for extended temperature modules (E)*	0 to +85	°C
	Temperature range for industrial modules (I)*	-40 to +85	°C

Table 44: Recommended Operating Conditions

Warning!

^{*} The components used on the hardware are specified for the relevant temperature range. The user must provide adequate cooling in order to keep the temperature of the components within the specified range.

6 Ordering and Support

6.1 Ordering

Please use the Enclustra online request/order form for ordering or requesting information: http://www.enclustra.com/en/order/

6.2 Support

Please follow the instructions on the Enclustra online support site: http://www.enclustra.com/en/support/

List of Figures

	1	Hardware Block Diagram	
	2	Product Model Fields	
	3	Module Label	
	4	Module Top View	
	5	Module Bottom View	
	6	Module Top Assembly Drawing	16
	7	Module Top Assembly Drawing	16
	8	Module Footprint - Top View	
	9	Pin Numbering for the Module Connector	
	10	Power-Up Sequence - VCC_IO in Relation with PWR_GOOD and PWR_EN Signals	
	11	USB 3.0 Implementation Example	
	12	Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL)	44
	13	Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL) Resistors	
	15	- Assembly Drawing Bottom View (middle right part)	11
	14	JTAG Boot Mode Resistor - Assembly Drawing Top View (lower center part)	
	15		
	15	QSPI Flash Programming from an External SPI Master - Signal Diagrams	48
Li	st of	Tables	
	1	Chandrad Madula Carfinantiana	17
	1	Standard Module Configurations	
	2	EN-Numbers and Part Names	
	3	Mechanical Data	
	4	Module Connector Types	
	5	User I/Os	
	6	I/O Pin Exceptions - PERST#	
	7	I/O Pin Exceptions - Level Shifters	21
	8	I/O Banks	23
	9	VCC_IO Pins	24
	10	MIO Pins Connections Overview	26
	11	System Monitor (PL) Parameters	
	12	MGT Pairs	
	13	Generated Power Supplies	
	14	Module Power Status and Control Pins	
	15	Voltage Supply Inputs	
	16	Voltage Supply Outputs	
	17	Heat Sink Type	
	18	Voltage Monitoring Outputs	33
	19		
	20	Reset Resources	
	21	User LEDs	
	22	Status LEDs	
	23	DDR4 SDRAM (PS) Types	
	24	DDR4 SDRAM (PS) Parameters	
	25	QSPI Flash Type	
	26	eMMC Flash Type	38
	27	Gigabit Ethernet PHY (PS) Type	39
	28	Gigabit Ethernet PHY Configuration - Bootstraps	39
	29	Gigabit Ethernet PHY Configuration - RGMII Delays	40
	30	j ,	40
	31		42
	32	MPSoC Configuration Pins	
	33	Boot Modes	
	34	JTAG Interface - PL and PS Access and Debug	
	3 4 35		47
		JP CUIU DOULINOULD	+ /

36	I2C Signal Description	49
	I2C Addresses	
38	EEPROM Sector 0 Memory Map	50
39	Product Information	50
40	Module Configuration	51
41	MPSoC Device Types	52
42	Module Temperature Range	52
43	Absolute Maximum Ratings	53
44	Recommended Operating Conditions	54

References

[1] Enclustra General Business Conditions

http://www.enclustra.com/en/products/gbc/

[2] Mercury+ XU6 SoC Module Reference Design

https://github.com/enclustra

- [3] Mercury+ XU6 SoC Module IO Net Length Excel Sheet
 - → Ask Enclustra for details
- [4] Mercury+ XU6 SoC Module FPGA Pinout Excel Sheet
 - → Ask Enclustra for details
- [5] Mercury+ XU6 SoC Module User Schematics
- → Ask Enclustra for details
- [6] Mercury+ XU6 SoC Module Known Issues and Changes
- \rightarrow Ask Enclustra for details
- [7] Mercury+ XU6 SoC Module Footprint
- → Ask Enclustra for details
- [8] Mercury+ XU6 SoC Module 3D Model (PDF)
 - \rightarrow Ask Enclustra for details
- [9] Mercury+ XU6 SoC Module STEP 3D Model
 - → Ask Enclustra for details
- [10] Mercury Mars Module Pin Connection Guidelines
 - → Ask Enclustra for details
- [11] Enclustra Mercury Master Pinout
 - → Ask Enclustra for details
- [12] Hirose FX10 Series Product Website http://www.hirose-connectors.com/
- [13] Mercury+ PE1 User Manual
 - → Ask Enclustra for details
- [14] Enclustra Build Environment
 - → Ask Enclustra for details
- [15] Enclustra Build Environment How-To Guide
 - → Ask Enclustra for details
- [16] Enclustra Module Configuration Tool

http://www.enclustra.com/en/products/tools/module-configuration-tool/

- [17] Mercury Heatsink Application Note
 - → Ask Enclustra for details
- [18] Zyng UltraScale+ MPSoC Technical Reference Manual, UG1085, Xilinx, 2016
- [19] UltraScale Architecture System Monitor, UG580, Xilinx, 2015
- [20] Zyng UltraScale+ MPSoC, DC and AC Switching Characteristics, DS925, Xilinx, 2015
- [21] System Management Wizard v1.1 Product Guide, PG185, Xilinx, 2014
- [22] Zynq UltraScale+ MPSoC Overview, DS891, Xilinx, 2015
- [23] Zyng UltraScale+ Device, Packaging and Pinouts, Product Specification, UG1075, v1.6, Xilinx
- [24] Power Loss During the Write Register (WRR) Operation in Serial NOR Flash Devices KBA221246, Cypress, 2017

 ${\tt https://community.cypress.com/docs/DOC-13833}$

[25] Forum Discussion "S25FL512S Recovery after Block Protection", Cypress, 2017

https://community.cypress.com/thread/31856